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SUMMARY
GOOD PROGRESS HAS BEEN ACHIEVED ON THE TEST BED FOR 0N-BOARD
SUBSYSTEMS FOR FUTURE SATELLITES. THE TEST BED IS FOR SUBSYSTEMS
DEVELOPED UNDER PREVIOUS INTELSAT R&D CONTRACTS. FOUR TEST SETUPS HAVE
BEEN CONFIGURED IN THE INTELSAT TECHNICAL LABORATORIES:
.
2.
3.
4.
TDMA 0N-BOARD MODEM (MODEM, MELC0);
MULTICARRIER DEMULTIPLEXER DEMODULATOR (MCDD, TELESPAZI0/ALCATEL);
IBS/IDR BASEBAND PROCESSOR (BBP, NEC); AND
BASEBAND SWITCH MATRIX (BSM, NEC).
THE FIRST THREE SERIES OF TESTS ARE COMPLETED AND THE TESTS ON THE
BSM ARE IN PROGRESS. DESCRIPTIONS OF TEST SETUPS AND HAJOR TEST
RESULTS ARE INCLUDED IN THIS POSTER PRESENTATION; THE FORHAT OF THE
POSTER IS OUTLINED BELOW. A COHPANION PAPER DISCUSSES THE SYSTEMS
BENEFITS AND CONSTRAINTS, AND SUMHARIZES THE STATUS OF THESE ON-BOARD
TECHNOLOGIES [REF. 1].
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FIGURE 1 (B) ON-BOARD MODULATOR
THE CODE GENERATOR PRODUCES
THE P, Q, CLOCK AND GATE SIGNALS (IN BURST MODE).
THE CODE ERROR DETECTOR ACCEPTS THE P, Q, AND CLOCK SIGNALS
AND THE STATUS AND APERTURE SIGNALS FROM THE CODE GENERATOR
AND HAKES BER, UNIQUE WORD MISSING DETECTION (UWHD) TESTS ETC.
THE ADAPTER IS AN INTERFACE BETWEEN THE CODE GENERATOR,
CODE ERROR DETECTOR AND THE EARTH STATION (E/S) MODEM.
ATTENUATOR 1 IS USED TO ADJUST THE INPUT SIGNAL LEVEL
TO THE UPCONVERTER, WHICH IS ABOUT -20 DBM.
SWITCH 1 CONTROLS THE SIGNAL CONNECTION FOR SIGNAL MONITORING
AND Eb/N o CALIBRATION DURING THE MEASUREMENT PROCESS.
ROW 1, COLUMN 1
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0N-BOARD MODEM TESTS ****
THE BURST 3950-MHz RF SIGNAL IS FED TO THE RF PORTION WHICH INCLUDES
THE DOWNCONVERTER, THE IF ROLL-OFF FILTER AND THE AGC CIRCUIT.
THE DEMODULATION CIRCUIT IS A COHERENT DETECTOR.
THE CARRIER RECOVERY CIRCUIT CONSISTS OF A TIMES-FOUR MULTIPLIER_
A TANK-LIMITER WITH AFC (AUTOMATIC FREQUENCY CONTROL)
AND A DIVIDE-BY-FOUR CIRCUIT.
THE SYMBOL-TIMING-RECOVERY CIRCUIT CONSISTS OF THE IF SQUARING CIRCUIT
AND TANK-LIMITERS.
_N THE MODULATOR, THE P AND Q STREAMS AND THEIR CLOCK OF 60.416 MHz
(DATA RATE ZS 120.832 MBZT/S) ARE RECEIVED BY THE RETZHZNG CZRCUZT.
P AND Q STREAMS ARE SYNCHRONIZED BY THE CLOCK.
THIS SWITCH IS CONTROLLED BY THE CARRIER ON-OFF SIGNAL
FROM THE TEST SET AND IT CONTROLS THE OUTPUT OF THE MODULATOR.
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FIGURE 2 BER TEST SETUP
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0N-BOARD MODEM TESTS ****
THE EQUIPMENT FROM THE CODE GENERATOR TO THE UPCONVERTER
SIMULATES THE FUNCTION OF THE E/S TRANSMITTER IN WHICH THE QPSK-
MODULATED 6-GHz SIGNAL IS PRODUCED.
THE LOW NOISE AMPLIFIER (LNA) Is IN THE INTELSAT-IVA TRANSPONDER
SIMULATOR. ATTENUATOR 2 IS USED TO CONTROL THE SIGNAL LEVEL TO THE LNA
AMPLIFIER AND TO CALIBRATE THE UPLINK EJN o.
A DOWNCONVERTER WITH L0 FREQUENCY OF 2225 MHz IS ALSO IN THE INTELSAT-
IVA TRANSPONDER SIMULATOR.
SWITCH 2 IS USED TO CONTROL THE SIGNAL CONNECTION FOR SIGNAL LEVEL AND
SPECTRUM MEASUREMENT OR MONITORING IN THE TEST PROCESS; THIS IS DONE
WITHOUT CHANGING THE PHYSICAL CONNECTION IN ORDER TO IMPROVE THE
MEASUREMENT ACCURACY AND FACILITATE OPERATION.
THE DEHODULATED P AND Q SIGNALS AND RECOVERED CLOCK FROM THE ON-BOARD
DEHODULATOR PASS THROUGH THE BUFFER AND CONDITIONING CIRCUITS IN THE
MODEM TEST SET.
SWITCH 3 IS FOR DOWNLINK Eb/N o CALIBRATION AND SIGNAL MONITORING. THE
VARIABLE ATTENUATOR 5 IS USED TO CONTROL THE NOISE LEVEL TO REACH THE
REQUIRED DOWNLINK Eb/N o. SWITCH 4 IS USED FOR DOWNLINK Eb/N o
CALIBRATION AND SPECTRUM MONITORING WITHOUT CHANGING THE PHYSICAL
CONNECTION.
IN THE BER TEST, THE MEASURED PERFORMANCE IS THE SUMMATION OF THE
UPLINK AND DOWNLINK BERs. IF THE UPLINK (OR DOWNLINK) EJN ° is VERY
HIGH, FOR INSTANCE OVER 40 DB, THE MEASURED RESULT WILL MAINLY INDICATE
THE PERFORMANCE OF THE DOWNLINK (OR UPLINK RESPECTIVELY).
THE Eb/N o CALIBRATIONS ARE DIFFERENT FOR THE UPLINK AND THE DOWNLINK.
FOR THE UPLINK, THE NOISE IS MAINLY THE THERMAL CONTRIBUTION FROM THE
LNA IN THE INTELSAT-IVA TRANSPONDER SIMULATOR. THE SPECTRUM ANALYZER
IS USED TO MEASURE THE SIGNAL LEVEL (UNMODULATED CARRIER) AND THE NOISE
POWER DENSITY (IN DBM/HZ).
FOR THE DOWNLINK, AN INDEPENDENT NOISE SOURCE IS USED. THE SPECTRUM
ANALYZER MEASURES THE UNHODULATED CARRIER LEVEL UNDER VERY WEAK NOISE
CONDITIONS, AND THE NOISE SPECTRAL POWER DENSITY WITHOUT THE SIGNAL.
IN THE ENTIRE CALIBRATION PROCESS THE SIGNAL CONNECTION IS CONTROLLED
BY SWITCHES WITHOUT CHANGING ANY PHYSICAL CONNECTION, SO THE
CALIBRATION ERROR IS REDUCED SIGNIFICANTLY.
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MCDD TESTS
THE DEMULTIPLEXER SEPARATES THE CHANNELS
USING A PER-CHANNEL, ANALYTIC SIGNAL APPROACH.
THE DEMODULATOR IS A SINGLE-CHANNEL DEMODULATOR THAT RECOVERS THE
TRANSMITTED BIT STREAM AND OUTPUTS IT TO A BASEBAND SWITCH MATRIX. THE
BIT RATE OFTHIS MCDD CANNOT BE VARIED AND ONLY ONE CHANNEL CAN BE
PROCESSED AT ANY ONE TIME. THE INPUT FDMA SIGNAL HAS A 10-MHz
BANDWIDTH AND CONSISTS OF 3 CHANNELS AT 4.4 MBIT/S TRANSHISSION RATE,
OR 12 CHANNELS AT 1.1 MBIT/S TRANSMISSION RATE; IT IS SAMPLED AT A RATE
OF ABOUT 20 HHz.
AN ANALOG INPUT INTERFACE IS PROVIDED THAT IS ABLE TO ACCEPT THE SIGNAL
AT INTERMEDIATE FREQUENCY (140 MHz), TO PERFORM THE ANTI-ALIASING
FILTERING AND THE DOWN-CONVERSION TO BASEBAND, SO THAT THE FINAL
ANALOG-TO-DIGITAL CONVERSION IS DONE AT NYQUIST RATE.
AT THE OUTPUT OF THE MCDD, A DIGITAL-TO-ANALOG CONVERTER IS USED FOR
THE PURPOSE OF TESTING, AND ALLOWS AN OSCILLOSCOPE TO BE USED TO
OBSERVE SIGNAL CONSTELLATIONS AND OTHER SIGNIFICANT PARAMETERS.
THE FDMA SIGNAL GENERATOR CONSISTS OF A BANK (THREE IN THIS CASE) OF
MODULATORS WHICH HAVE THE SAME CONFIGURATIONS BUT THEIR CARRIER
FREQUENCIES CAN BE SELECTED INDEPENDENTLY WITHIN CERTAIN RANGES.
THE HP3326A SYNTHESIZER PROVIDES THE REQUIRED CLOCK SIGNAL TO THE
HP3762A DATA GENERATOR WHICH PRODUCES THE DATA SEQUENCE AND CLOCK.
THE ALCATEL SYNTHESIZER PROVIDES THE SOURCE FREQUENCY TO THE FDMA
SIGNAL GENERATOR. IT CAN PRODUCE A MAXIHUH OF 3 MODULATED CARRIERS
SIMULTANEOUSLY. THE HP3708A NOISE TEST SET IS USED TO INTRODUCE
GAUSSIAN NOISE IN THE CHANNEL UNDER TEST.
A0 is THE OUTPUT ATTENUATOR INSIDE THE FDMA SIGNAL GENERATOR.
ATTENUATORS A1 AND A2 ARE USED TO ADJUST THE SIGNAL LEVEL TO HEET THE
REQUIREHENTS OF THE HP3708A NOISE TEST SET AND THE MCDD.
THE HP8566B IS FOR SPECTRUH HONITORING AND ANALYSIS.
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ON-BOARD MODEM TESTS ****
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FIGURE 3 UPLINK BER FOR MODEM
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FIGURE 4 DOWNLINK BER FOR MODEM
EIS
DURING TESTS OF AMPLITUDE VARIATIONS_ THE SWITCH ON THE CODE GENERATOR
WAS USED TO SELECT THE OPERATION MODE AND MEASURE THE CARRIER LEVEL
WITH THE SPECTRUH ANALYZER. IN THE FIXED MODE (NO HODULATION) BOTH P
AND Q CHANNELS CAN BE SET WITH SWITCHES FOR A CONSTANT 0 OR 1, WHICH
PRODUCES AN AHPLITUDE VARIATION OF 0 DB. IN THE CONTINUOUS MODE A
(UWMD)
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FIGURE 5 TEST SETUP FOR CARRIER PHASE SHIFT
AND AMPLITUDE VARIATION
THE HP8510B NETWORK ANALYZER IS USED FOR PHASE SHIFT MEASUREMENTS BY
COMPARING THE HODULATED CARRIER WITH THE REFERENCE CARRIER.
SINCE THE PURPOSE IS TO MEASURE THE RELATIVE PHASE DIFFERENCES AMONG
THE 00, 01, 11, 10 PHASES, THE ACCURACY OF THE ABSOLUTE VALUE IS NOT
VERY IMPORTANT.
WITHIN THE 0N-BOARD MODULATOR, THE P AND Q DATA MODULATE THE IF CARRIER
OF 141 MHz FIRST, THEN THE IF CARRIER IS UPCONVERTEO TO 3950 MHz. THIS
MODULATED SIGNAL IS SENT TO THE NETWORK ANALYZER FOR PHASE SHIFT
MEASUREHENTS.
THE REFERENCE SIGNAL HAS THE SAME RF FREQUENCY AND IS PHASE COHERENT TO
THE MODULATED CARRIER (UNDER TEST) OF THE 0N-BOARD MODULATOR.
THE OUTPUT OF THE MIXER HAS THREE PRODUCTS AT VERY CLOSE LEVELS AT 3950
MHz (SUMHATION), 3809 MHz (L0) AND 3668 MHz (DIFFERENCE) RESPECTIVELY.
THE FREQUENCY OF THE DESIRED PRODUCT IS 3950 MHz AND THE FILTER SELECTS
THE DESIRED ONE.
THE PHASE SHIFTER IN THE REFERENCE CHANNEL IS USED TO COMPENSATE THE
STATIC PHASE DIFFERENCE BETWEEN THE TWO CHANNELS.
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.... MCDD TESTS
Two ADOACENT CHANNELS (UPPER AND LOWER) ARE THE INTERFERING CHANNELS.
TWO ADDITIONAL ALCATEL SYNTHESIZERS (1 AND 3) ARE USED TO PROVIDE TWO
SOURCE SIGNALS TO THE FDMA SIGNAL GENERATOR FOR THE UPPER AND LOWER
CHANNELS, ANOTHER HP3326A, HP3762A AND DIVIDER ARE USED TO PROVIDE THE
INTERFERING DATA SIGNALS AND CLOCKS TO HODULATE THE UPPER AND LOWER
CHANNEL CARRIERS. HEASUREHENTS ARE ONLY PERFORMED FOR THE CENTER
CHANNEL.
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FIGURE 10 SETUP FOR THE AD3ACENT CHANNEL INTERFERENCE TEST
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THE PROOF-OF-CONCEPT HARDWARE FOR THE BBP CONSISTS OF 12 PRINTED WIRED
BOARDS: ONE TDM/TDMA CONVERTER, ONE TDMA/TDM CONVERTER, ONE FDHA
BUFFER, FIVE FOR THE SWITCH CIRCUITS, FOUR FOR THE CONTROL UNIT.
THE PRINCIPAL FUNCTIONS OF THE BBP CONSIST OF DATA RATE CHANGING;
TRAFFIC ROUTING AT BYTE LEVEL, INCLUDING MULTIPLEX (TDM-DowN), MULTI-
CAST AND DISTRIBUTION ETC.; TDMITDMA CONVERSION; AND DIAGNOSIS.
THE SWITCH CIRCUIT PERFORMS DATA RATE CHANGES AND ALL SWITCHING
FUNCTIONS.
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FIGURE 11 BLOCK DIAGRAM FOR BASEBAND PROCESSOR (BBP)
THE BBP HARDWARE IS THE DEVICE UNDER TEST. THE TEST SET GENERATES THE
INPUT SIGNALS FOR THE BBP AND RECEIVES THE OUTPUT SIGNALS FROM THE BBP.
THE DATA RATES OF THREE PN DATA ARE 8192, 2048 AND 68.3 KBIT/S
RESPECTIVELY.
THE TIMING SIGNAL GENERATOR (A) GENERATES THE MASTER CLOCK OF 16.384
MHz AND SYSTEM RESET SIGNAL AND OUTPUTS THEM TO THE BBP HARDWARE;
(B) GENERATES THREE CLOCKS (8192 KHz, 2048 KHz AND 68.3 KHz) AND SENDS
THEM TO THE PN DATA GENERATORS VIA THE MUX; (c) GENERATES SIX KINDS OF
FRAME AND MULTI-FRAME PULSES (PERIOD: 250 US, 2 MS, 7.5 MS, 16 MS AND
480 HS) WHOSE PULSE DURATIONS ARE 244 NS; AND (D) OUTPUTS THESE CLOCKS
AND PULSES TO THE MULTIPLEXER IN THE TEST SET.
ROW 3, COLUMN 3 BBP TESTS
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REMOTE CONTROL SYSTEM
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FIGURE 12 TEST SETUP FOR THE BBP TESTS
THE MULTIPLEXER GENERATES THREE INPUT DATA STREAMS: TDMA DATA, 1920
KBIT/S TDM DATA AND 64 KBIT/S TDM DATA. THE MUX GENERATES THE UNIQUE
WORD SIGNAL FOR EACH INPUT DATA STREAM. THE UNIQUE WORD SIGNALS
INCLUDE PREAMBLE DATA AND REFERENCE BURST DATA IN TDMA DATA, MULTI-
FRAME DATA INSERTED IN BYTES 0, 16, 32 AND 48 IN TDM DATA.
ANOTHER VERY IMPORTANT FUNCTION OF THE MULTIPLEXER IS INSERTING 8-BIT
TEST DATA TO A CHANNEL IN AN INPUT LINE. THE 8-BIT DATA CAN BE
ARBITRARILY SELECTED BY SETTING THE "8-BIT TEST DATA" SWITCHES ON THE
FRONT PANEL OF THE TEST SET. THE LINE AND THE CHANNEL CAN BE SELECTED
BY SETTING THE OUT LINE SEL AND OUT CHANNEL SEL DIGITAL SWITCHES ON THE
FRONT PANEL OF THE TEST SET RESPECTIVELY. THE MULTIPLEXER INSERTS THE
RECEIVED PN DATA INTO EVERY CHANNEL IN EACH OUTPUT LINES, EXCEPT THE
CHANNEL INTO WHICH 8-BIT TEST PATTERN DATA ARE INSERTED.
THE DEMULTIPLEXER RECEIVES THE OUTPUT SIGNALS FROM THE BBP HARDWARE,
AND SELECTS ONE FROM 4 OUTPUT LINES AND A CHANNEL IN THE SELECTED LINE
TO DISPLAY. THE SELECTION IS PERFORHED BY SETTING THE IN LINE SEL AND
IN CHANNEL SEL SWITCHES IN THE FRONT PANEL OF THE TEST SET
RESPECTIVELY. THE DEHULTIPLEXER DISPLAYS THE SELECTED 8-BIT DATA BY
"IN 8-BIT TEST DATA" LED DISPLAY ON THE FRONT PANEL OF THE TEST SET.
ROW 3, COLUMN 4 BBP TESTS
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THE OTHER FUNCTION OF THE DEMULTIPLEXER IN THE TEST SET IS PERFORMING
THE ERROR DETECTION FOR THE SELECTED 8-BIT DATA. THIS IS PERFORMED BY
COHPARING THE 8-BIT OUTPUT DATA DETERMINED BY SETTING THE "8-BIT TEST
DATA" SWITCH WITH THE 8-BIT INPUT DATA MONITORED ON THE LED DISPLAY.
WHEN AN ERROR IS DETECTED, THE "ERROR" LED DISPLAY ON THE FRONT PANEL
OF THE TEST SET TURNS ON AND AN ERROR PULSE IS GENERATED AND OUTPUT
FROM THE "ERR PLS OUT" BNC CONNECTOR ON THE REAR PANEL OF THE TEST SET.
THE DEMULTIPLEXER ALSO PERFORMS THE SERIAL / PARALLEL CONVERSION OF THE
SELECTED OUTPUT LINE DATA AND OUTPUTS THE PARALLEL DATA FROM THE Z4
(TEST DATA OUT) CONNECTOR ON THE REAR PANEL OF THE TEST SET.
THE REMOTE CONTROL OPERATION SYSTEM SIMULATES THE CONTROL FUNCTIONS OF
THE CONTROL EARTH STATION IN A SATELLITE COMMUNICATION NETWORK. ITS
MAIN FUNCTION ARE COMMAND SETTING, TELEMETRY DATA DISPLAY, AND
TRANSMISSION/ RECEPTION CONTROLS.
IBS/IDR BBP TESTS INCLUDE:
COMMUNICATION BETWEEN HOST COMPUTER AND THE BBP;
(COHMAND AND TELEMETRY);
DATA LOAD-UP AND READ-OUT;
HARDWARE REDUNDANCY SWITCHING (CONTROL STATUS);
SWITCHING FUNCTIONS:
MULTI-CAST, TDM-DOWN, DISTRIBUTION, DATA RATE CHANGE;
DIAGNOSTIC FUNCTIONS:
COLUMN CONTROL MEMORY DIAGNOSIS
AND SWITCHING MODULE MEMORY DIAGNOSIS.
ROW 3, COLUMN 5 BBP TESTS
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THE BASEBAND SWITCH MATRIX IS A 16x16 MATRIX WHICH CONSISTS OF 4 CHIPS
REALIZED IN GAAs LSI TECHNOLOGY. THE CHIPS DEVELOPED UNDER CONTRACT
INTEL-321 HAVE 16 INPUT CHANNELS AND 4 OUTPUT CHANNELS.
Low POWER CONSUMPTION (7.78 W) IS ACHIEVED THROUGH THE CONSTRUCTION OF
BUFFERED FET LOGIC WITH DEPLETION-TYPE FETs.
THE CHIPS ARE VERY SMALL AND HAVE LOW MASS. THE MASS OF THE 3
DEMONSTRATION UNIT IS 1.25 KG AND IT HAS A SIZE OF 24x18xl.7 CM.
EACH CHANNEL RUNS AT A 60-MHz CLOCK RATE; USED IN PAIRS, THEY SUPPORT
120-MBIT/S DATA RATE.
FIGURE 13 PHOTOGRAPH OF BASEBAND SWITCH MATRIX
BSM TESTS ROW 3, COLUMN 1
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THE BSM CHIP CONSISTS OF 4 FOUR-BIT REGISTER-IS, 4 FOUR-BIT REGISTER-
2s, 4-TO-16 DECODERS AND 64 DIGITAL SWITCHES. REGISTER-1 STORES THE
SWITCH ADDRESS COMING FROM THE DCU, AND LOADS REGISTER-2 UPON A DCU
LATCH PULSE.
REGISTER-2 FEEDS THE 4-TO-16 DECODER WHICH SELECTS ONE SWITCH IN THE
16-GATE COLUMN. EACH SWITCH CONSISTS OF AN AND GATE MADE WITH
DEPLETION-TYPE FET. THE AND GATES ARE ARRANGED ON THE CROSS POINTS OF
THE MATRIX AND THE SIXTEEN AND-GATE OUTPUTS ARE INTERCONNECTED BY
WIRED-0R TO THE OUTPUT LINE.
IN DYNAMIC OPERATION, THE DISTRIBUTION CONTROL UNIT (DCU) CAN UPDATE
THE CONFIGURATION OF THE MATRIX UP TO 50 TIMES ZN THE Z MS FRAME.
THROUGH THE TT&C INTERFACE, TRAFFIC FLOW PATTERNS ARE STORED IN THE
OFF-LINE MEMORY OF THE DCU. AT THE BEGINNING OF THE MASTER FRAME PULSE
(8129x2 MS = 16 SEC), THE NEW PATTERN (MAXIMUM 50 CONFIGURATIONS) IS
PLACED IN SERVICE IN THE ON-LINE MEMORY OF THE DCU.
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input I
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;nput 1 4
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FIGURE 14 GAAs LSI BSM CHIP BLOCK DIAGRAM
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switch
address I_4
input I ch P
input
II
address load 0_3
It I{
I Reg & Dec I I I Reg & Dec I
j
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_nput ch 0
input 8 ch 0
output I output 8 output 3 output 8
ch P ch P ch 0 Ch 0
FIGURE 15 BSM TEST IMPLEMENTATION: TWO 8 X 8 MATRICES
IN THE TEST CONFIGURATZONI THE BSM SIMULTANEOUSLY CONNECTS DYNAMICALLY
AND STATICALLY TWO SETS OF 8 INPUT PORTS TO 8 OUTPUT PORTS FOR P AND Q
CHANNELSI UNDER THE CONTROL OF THE DISTRIBUTION CONTROL UNIT.
[ THIS IMPLEMENTATION USES HALF THE SURFACES OF THE CHIPS,]
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FIGURE 16 INPUT AND OUTPUT WAVEFORMS
WITH A RANDOM SEQUENCE
DE.I"ECTOR AS .A .MONITOR,
_EI:60!_MH_::_O_ _TE, AS REQUIRED IN QPSK 120-MBITIS TDMA SYSTEMS.
SOME SWITCHES WORK UP TO 90 MSYMBOL/S.
WHEN THE BSM OPERATES AT 60 MHz, SOME PRECAUTIONS IN THE RISE TIME AND
THE FALL TIME MEASUREMENTS ARE REQUIRED. To AVOID LINE REFLECTIONS, WE
ADDED AN ECL GATE WHICH TERMINATES ON A S0-0HM RESISTOR.
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FIGURE 17 BSM: V_t VERSUS Vin
THE FIGURE SHOWS A COMPOSITE OF OBSERVED INPUT / OUTPUT CHARACTERISTZCS
FOR MANY BSM GATES.
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FIGURE 18 DYNAMIC TEST OF THE BSM
THE FIGURE ILLUSTRATES THAT THE DATA STREAMS ARE SWAPPED
FROM P CHANNEL 1 TO P CHANNEL 8.
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